



» Se

Welcome to IEEE Xplore®

- Home
- What Can I Access?
- Log-out

Tables of Contents

- Journals & Magazines
- Conference Proceedings
- Standards

Search

- By Author
- Basic
- Advanced

Member Services

- Join IEEE
- Establish IEEE Web Account
- Access the IEEE Member Digital Library

Your search matched **6 of 1009723** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or enter new one in the text box.

mask pattern and correct*

Check to search within this result set

Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 Automatic layout synthesis for FIR filters using a silicon compiler
Ishikawa, M.; Edahiro, M.; Yoshimura, T.; Miyazaki, T.; Aikoh, S.-I.; Nishitan, Mitsuhashi, K.; Furuichi, M.
 Circuits and Systems, 1990., IEEE International Symposium on, 1-3 May 1990
 Pages:2588 - 2591 vol.4

[\[Abstract\]](#) [\[PDF Full-Text \(432 KB\)\]](#) IEEE CNF

2 The Outline Procedure in Pattern Data Preparation for Vector-Scan Electron-Beam Lithography
Komatsu, K.; Suzuki, M.
 Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction on, Volume: 6, Issue: 1, January 1987
 Pages:145 - 151

[\[Abstract\]](#) [\[PDF Full-Text \(888 KB\)\]](#) IEEE JNL

3 Local flare effects and correction in ArF lithography
Yao, T.; Osawa, M.; Minami, T.; Yamamoto, N.; Aoyama, H.; Okuda, G.; Sawada, T.; Kamatsuki, I.; Sugimoto, F.; Futatsuya, H.; Kobayashi, K.; Ogino, K.; Hosoya, H.; Machida, Y.; Arimoto, H.; Asai, S.
 VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on, 10-12 June 2003
 Pages:43 - 44

[\[Abstract\]](#) [\[PDF Full-Text \(258 KB\)\]](#) IEEE CNF

4 Improved 0.12 μm EB direct writing for Gbit DRAM fabrication
Nakajima, K.; Yamashita, H.; Kojima, Y.; Tamura, T.; Yamada, Y.; Tokunaga, Ema, T.; Kondoh, K.; Onoda, N.; Nozue, H.

VLSI Technology, 1998. Digest of Technical Papers. 1998 Symposium on , 9-: June 1998
Pages:34 - 35

[\[Abstract\]](#) [\[PDF Full-Text \(444 KB\)\]](#) [IEEE CNF](#)

5 An effective fault simulation method for core based LSI

Yoshida, T.; Shimoda, R.; Mizokawa, T.; Hirayama, K.;
Test Symposium, 1997. (ATS '97) Proceedings., Sixth Asian , 17-19 Nov. 199
Pages:116 - 121

[\[Abstract\]](#) [\[PDF Full-Text \(316 KB\)\]](#) [IEEE CNF](#)

6 EB projection lithography for 60-80 nm ULSI fabrication

Tokunaga, K.; Koba, F.; Miyasaka, M.; Takaishi, Y.; Noda, K.; Yamashita, H.;
Nakajima, K.; Nozue, H.;
VLSI Technology, 2000. Digest of Technical Papers. 2000 Symposium on , 13
June 2000
Pages:54 - 55

[\[Abstract\]](#) [\[PDF Full-Text \(312 KB\)\]](#) [IEEE CNF](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) |
[New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

[IEEE HOME](#) | [SEARCH IEEE](#) | [SHOP](#) | [WEB ACCOUNT](#) | [CONTACT IEEE](#)[Membership](#) [Publications/Services](#) [Standards](#) [Conferences](#) [Careers/Jobs](#)Welcome
United States Patent and Trademark Office

» Se

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)**Quick Links****Welcome to IEEE Xplore®**

- Home
- What Can I Access?
- Log-out

Tables of Contents

- Journals & Magazines
- Conference Proceedings
- Standards

Search

- By Author
- Basic
- Advanced

Member Services

- Join IEEE
- Establish IEEE Web Account
- Access the IEEE Member Digital Library

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

Welcome to IEEE Xplore®

- Home
- What Can I Access?
- Log-out

Tables of Contents

- Journals & Magazines
- Conference Proceedings
- Standards

Search

- By Author
- Basic
- Advanced

Member Services

- Join IEEE
- Establish IEEE Web Account
- Access the IEEE Member Digital Library

Your search matched **3** of **1009723** documents.

A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or enter new one in the text box.

mask* and correct* and (edge* or line*) and wafer*

Check to search within this result set

Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 Analysis of the impact of proximity correction algorithms on circuit performance

Li Chen; Milor, L.S.; Ouyang, C.H.; Maly, W.; Yeng-Kaung Peng;
Semiconductor Manufacturing, IEEE Transactions on, Volume: 12, Issue: 3, 1999

Pages:313 - 322

[\[Abstract\]](#) [\[PDF Full-Text \(284 KB\)\]](#) [IEEE JNL](#)

2 Yield improvement by test error cancellation

Mill-Jer Wang; Yen-Shung Chang; Chen, J.E.; Yung-Yuan Chen; Shaw-Cherng Shyu;
Test Symposium, 1996., Proceedings of the Fifth Asian, 20-22 Nov. 1996

Pages:258 - 262

[\[Abstract\]](#) [\[PDF Full-Text \(480 KB\)\]](#) [IEEE CNF](#)

3 Simulation of two-dimensional implantation profiles with a large concentration range in crystalline silicon using an advanced Monte Carlo method

Hobler, G.; Potzl, H.;
Electron Devices Meeting, 1991. Technical Digest., International, 8-11 Dec. :
Pages:693 - 696

[\[Abstract\]](#) [\[PDF Full-Text \(312 KB\)\]](#) [IEEE CNF](#)